A virtual laboratory application setup is used to control and monitor remotely the operation of several sensor nodes placed at different geographical locations. A sensors node must be physically small, consume low power and must have the capability to be customized according to technical requirements to facilitate increased accessibility and mobility of the sensor nodes. In this paper, we present the design of a generalized, low-cost and reconfigurable smart sensor node using a Zigbee with a Field-Programmable Gate Array (FPGA) that embeds all processing and communication functionalities based on the IEEE 1451 family of standards with communication taking place through a 1-wire protocol. The architecture of the sensor node is based on the single chip concept that includes communication, processing and transducer control functionalities. The proposed architecture reduces the physical size and increases speedup of processing due to inter-module communication. Results indicate the accuracy of the proposed system tested with a temperature sensor.
Introduction
A virtual laboratory is a sensor network application where a multiple sensor nodes are placed across a large geographical area with the purpose of detecting, tracking, monitoring and/or controlling a single or multiple environmental targets using sensor modules. Sensor network technology is used in many useful applications such as environmental monitoring, medical, aerospace, military and industrial, etc to increase the efficiency [1, 2] . A sensor network is composed of several sensor nodes that combine processing, communication, sensing and power up modules. For processing tasks, FPGAs have become popular because of higher performance than microprocessors and increased flexibility than Application Specific Integrated Circuit (ASIC) while consuming low power [3] . However, an FPGA based system is more difficult to design than a microprocessor based system because naturally, a particular environment may exhibit dynamic behavior and as such an FPGA needs to reconfigured according to each dynamic behavior. Hence, the sensing modules require more flexibility to design a particular algorithm according to the requirements. The processing capacity, reliability of the communication method, accuracy and power consumption are the other main factors that contribute in increasing the performance of a sensing node where the IEEE 1451 family of standard provides the guidelines to design such sensor nodes.
A sensing node possessing a reliable wireless communication method increases the mobility and the applicability in different kinds of applications.
Different types of wireless technologies were introduced in recent time such as the IEEE 802.11 (WiFi), Bluetooth, WiMAX or IEEE 802.15.4 as a result of technological developments. Some of these technologies were used to deploy smart sensors in wireless networks using the IEEE 1451 standards [4] A wireless sensor node is an instance of a wireless sensor network application and it is referred to as a Wireless Transducer Interface Module (WTIM). The WTIM is comprised of hardware and software, transducer elements (sensor or actuator), processor unit, transducer electronic data sheets (TEDS) and wireless communication control unit [5, 6] . When a WTIM device has added capabilities such as self-identification, self-diagnostics, self-description, location-awareness, time-awareness, data processing, reasoning, data fusion and alert notification. we refer it as a "smart" device.
Recent work
Zennaro et al. [9] have presented the design of a wireless sensor network to measure and monitor water quality. As manual sampling method often causes considerable delays that hamper early warning and appropriate treatments, designers had to pay more attention to local conditions before implementing the wireless sensor network in a challenging environment. They have contributed two main challenging areas: energy consumption and Inter-networking. The wake-up mechanism which triggers sleeping/wake-up modes and ZigBee protocols were selected as the inter network communication to reduce energy consumption.
Rasin et al. [10] have presented a Zigbee Based wireless sensor network to monitor quality of the water bodies using the IEEE 802.15.4 standard that defines reliable and minimal power consumption method. Rana et al. [11] have presented design of a low cost, flexible, fast and reconfigurable real time monitoring and control of multi sensors for an application that is concerned with security of foods. For data acquisition, analog potentiometers are used while the parameters are monitored using an FPGA. The 8051 microcontroller is used to perform analog to digital conversion (ADC) because of the inability of the FPGA to carry out ADC
Methodology
The topology of the proposed technique is shown in Fig 3. A Network Capable Application Processor (NCAP) is composed of a Zigbee module connected via the USB interface to a PC and a Java application handles sending and receiving messages based on the IEEE 1451.0 message structures. When a message is received, the application captures and stores its data in a MySql database [7] . Fig 4 shows the basic block diagram of the proposed system designed using FPGAs, communication modules and transducers.
In the proposed design, as shown Fig. 5 , the wireless transducer interface (WTIM) is designed using an FPGA having a number of functional blocks such as Universal Asynchronous Receiver and Transmitter (UART) interface block, TEDS ROM block, main controller block, transducer controller block, transducer interface block and timer block.
A wireless communication module is connected to the WTIM through a UART interface. The UART transfers parallel data packets through a serial line using a user-defined baud rate according to the RS-232 standard. In the UART, an oversampling scheme, which is 16 times faster than the baud rate, is used to extract the received data bit. The baud rate is generated by dividing the system clock frequency devisor based on a mathematical calculation. Although the clock frequency was rounded up to the nearest integer, it was extremely difficult to find suitable frequency devisor for several baud rates [12] . In such cases, the optimum frequency devisor for the design baud rate was determined by experimentally observing the error rate while the deviser was varied. We selected the baud rates of 9600 as it is widely used in such applications and reliably works in an experimental setup [12] . The TEDS ROM block keeps all mandatory TEDSs such as Meta-TEDS (IEEE1451.0), transducer channel TEDS (IEEE1451.0), user's transducer name TEDS (IEEE1451.0) and PHY TEDS (IEEE1451.5) [6, 8] . In the proposed design, we internally created 200 memory cells with an 8 bit data width in the FPGA and implemented all TEDS inside [12] . Implementation format is described in the IEEE 1451.0 standard [8] .
The common format of the TEDS is displayed in Table 1 . In all the TEDS, the first 4 bits represent the length of the TEDS and the last 2 bits represent the check sum value. In between these two fields, a data block is represented using the Type/Length/Value (TLV) data structure. in Table 2 , the TLV data structure is displayed using the sample meta TEDS. In the data block, the first bit represents the type of the field, the second bit represents the length of the field and the next 4 bits (according to the length) give the field value. [8] . The main controller handles the controlling part of the WTIM and caters out IEEE 1451.0 services [8] . When a request message is received, it extracts the command and if it is valid, it is executed and a reply message is constructed or else an error message is constructed. Finally, the constructed message is transmitted [12] . Using a 1-wire protocol, data is transferred serially using a single data line with a ground reference enabling us to connect one or more slave devices to the 1-wire bus. The 1-wire master device can address a slave device using a unique, unalterable, factory-programmed, 64-bit identification number. There are two type of powering a 1-wire device: one is referred to as parasite supply in which the energy is taken from the 1-wire bus whereas the other is powering the unit with an external supply. In our design, we selected an external power supply because the parasite mode has certain limitations. As a system clock is not used in this protocol, the timing is self-clocked by an internal oscillator synchronized to the falling edge of the master. 
Results and Discussions
In the proposed framework, the WTIM is implemented in an XSA-3S1000 development board while increasing the logic density to 1,000,000 gates with a Xilinx Spartan-3 XC3S1000 FPGA. VHDL was used as a programming language and Xilinx webpack is utilized as the developing tool. We used the DS18B20 water-proof digital thermometer connected to the designed architecture through a 1-wire interface. Experiments were carried out to verify the functionality of the interface by reading the temperature from the DS18B20 sensor. Hach's HQd portable thermometer is used as a standard for reference.
Temperature readings were collected from both sensors simultaneously. The HQd meter has an accuracy of ±0.1 0 C with one decimal point resolution (0.1 0 C) and the DS18B20 has an accuracy of ±0.5 0 C with a four bit resolution. The 4 bit resolution represent 16 different combinations hence it has 1/16 °C (0.0625) resolutions. The system reads 16-bit binary values and converts them into decimal and subsequently, multiplied by the resolution (0.0625) to obtain the temperature in decimal format [14] . The Table 6 shows the row values read from the DS18B20, calculated temperature from the row values and the reading taken from the standard meter. The temperature measured using the sensor (T ) may not represent the actual temperature at a particular place because every sensor has its own measurement error (δt) which is defined by the manufacturer. Therefore, the actual temperature is in between (T + δt) and (T -δt). The graph in Fig 7 displays possible temperature ranges in which the actual temperature may occur. According to this graph, the temperature ranges of both the DS18B20 and the standard meter overlap in every time interval which verifies the accuracy of the DS18B20 sensor.
Conclusions
Through the 1-wire bus interface in the WTIM, we can easily connect any sensor having a 1-wire protocol. As such, an extra chip is not required for analog to digital conversion. The proposed WTIM with a single chip concept saves power, reduces the physical size, equipment cost and speed-up the processing task. A single bus that operates using the 1-wire protocol is sufficient to control and operate multiple devices. High resolution sensors having a high accuracy provide more benefits for us to design sensor nodes having high accuracy and reliability for real time monitoring purposes.
